MIPS instruction set
MIPS (originally an acronym for Microprocessor without Interlocked Pipeline Stages) is a reduced instruction set computer (RISC) instruction set architecture (ISA) developed by MIPS Technologies (formerly MIPS Computer Systems, Inc.). The early MIPS architectures were 32-bit, with 64-bit versions added later. Multiple revisions of the MIPS instruction set exist, including MIPS I, MIPS II, MIPS III, MIPS IV, MIPS V, MIPS32, and MIPS64. The current revisions are MIPS32 (for 32-bit implementations) and MIPS64 (for 64-bit implementations). MIPS32 and MIPS64 define a control register set as well as the instruction set.
computing platform
Wikipage disambiguates
differentFrom
primaryTopic
MIPS instruction set
MIPS (originally an acronym for Microprocessor without Interlocked Pipeline Stages) is a reduced instruction set computer (RISC) instruction set architecture (ISA) developed by MIPS Technologies (formerly MIPS Computer Systems, Inc.). The early MIPS architectures were 32-bit, with 64-bit versions added later. Multiple revisions of the MIPS instruction set exist, including MIPS I, MIPS II, MIPS III, MIPS IV, MIPS V, MIPS32, and MIPS64. The current revisions are MIPS32 (for 32-bit implementations) and MIPS64 (for 64-bit implementations). MIPS32 and MIPS64 define a control register set as well as the instruction set.
has abstract
Con el nombre de MIPS (siglas ...... osteriores como los DEC Alpha.
@es
Die MIPS-Architektur (englisch ...... er/Register-Ausführungsmodell.
@de
L'architecture MIPS (de l'angl ...... lique russe Rosnano (Роснано).
@fr
L'architettura MIPS (acronimo ...... segnala la famiglia DEC Alpha.
@it
MIPS (Microprocessor without I ...... cji mikroprocesorów typu RISC.
@pl
MIPS (afkorting voor Microproc ...... de RISC-processorarchitectuur.
@nl
MIPS (originally an acronym fo ...... OP1 is a FPU and COP2 is VPU0.
@en
MIPS (англ. Microprocessor wit ...... роцессор под управлением MIPS.
@ru
MIPS, acrônimo para Microproce ...... omo Nintendo 64 e PlayStation.
@pt
MIPSアーキテクチャは、ミップス・コンピュータシステムズ(現ミップス・テクノロジーズ)が開発したRISCマイク���プロセッサの命令セット・アーキテクチャ (ISA) である。
@ja
Link from a Wikipage to an external page
Wikipage page ID
Wikipage revision ID
742.779.201
branching
Compare and branch
endianness
type
Register-Register
hypernym
comment
Con el nombre de MIPS (siglas ...... ellos en la sonda New Horizons
@es
Die MIPS-Architektur (englisch ...... er/Register-Ausführungsmodell.
@de
L'architecture MIPS (de l'angl ...... tation, PlayStation 2 et PSP).
@fr
L'architettura MIPS (acronimo ...... le utilizzano processori MIPS.
@it
MIPS (Microprocessor without I ...... w wersji 32- jak i 64-bitowej.
@pl
MIPS (afkorting voor Microproc ...... de RISC-processorarchitectuur.
@nl
MIPS (originally an acronym fo ...... s well as the instruction set.
@en
MIPS (англ. Microprocessor wit ...... правления, так и набор команд.
@ru
MIPS, acrônimo para Microproce ...... omo Nintendo 64 e PlayStation.
@pt
MIPSアーキテクチャは、ミップス・コンピュータシステムズ(現ミップス・テクノロジーズ)が開発したRISCマイクロプロセッサの命令セット・アーキテクチャ (ISA) である。
@ja
label
Architecture MIPS
@fr
Architektura MIPS
@pl
Architettura MIPS
@it
Arquitetura MIPS
@pt
MIPS (CPU)
@nl
MIPS (procesador)
@es
MIPS (архитектура)
@ru
MIPS instruction set
@en
MIPS-Architektur
@de
MIPSアーキテクチャ
@ja