Machine Check Architecture
In computing, Machine Check Architecture (MCA) is an Intel mechanism in which the CPU reports hardware errors to the operating system. Intel's Pentium 4, Intel Xeon, P6 family processors as well as the Itanium architecture implement a machine check architecture that provides a mechanism for detecting and reporting hardware (machine) errors, such as: system bus errors, ECC errors, parity errors, cache errors, and translation lookaside buffer errors. It consists of a set of model-specific registers (MSRs) that are used to set up machine checking and additional banks of MSRs used for recording errors that are detected.
Wikipage disambiguates
Wikipage redirect
primaryTopic
Machine Check Architecture
In computing, Machine Check Architecture (MCA) is an Intel mechanism in which the CPU reports hardware errors to the operating system. Intel's Pentium 4, Intel Xeon, P6 family processors as well as the Itanium architecture implement a machine check architecture that provides a mechanism for detecting and reporting hardware (machine) errors, such as: system bus errors, ECC errors, parity errors, cache errors, and translation lookaside buffer errors. It consists of a set of model-specific registers (MSRs) that are used to set up machine checking and additional banks of MSRs used for recording errors that are detected.
has abstract
In computing, Machine Check Ar ...... ding errors that are detected.
@en
Link from a Wikipage to an external page
Wikipage page ID
14,655,528
Wikipage revision ID
678,565,906
subject
hypernym
type
comment
In computing, Machine Check Ar ...... ding errors that are detected.
@en
label
Machine Check Architecture
@en