Bonnell (microarchitecture)
Bonnell is a CPU microarchitecture used by Intel Atom processors which can execute up to two instructions per cycle. Like many other x86 microprocessors, it translates x86 instructions (CISC instructions) into simpler internal operations (sometimes referred to as micro-ops, effectively RISC style instructions) prior to execution. The majority of instructions produce one micro-op when translated, with around 4% of instructions used in typical programs producing multiple micro-ops. The number of instructions that produce more than one micro-op is significantly fewer than the P6 and NetBurst microarchitectures. In the Bonnell microarchitecture, internal micro-ops can contain both a memory load and a memory store in connection with an ALU operation, thus being more similar to the x86 level and
Bonnell (microarchitecture)Atom (system on a chip)Berryville (SoC)BonnellBriarwood (SoC)Cedar Trail-M (microprocessor)CedarviewCedarview (microprocessor)CentertonCenterton (SoC)Centerton (microprocessor)CentrinoCloverview (SoC)Cloverview (microprocessor)Comparison of CPU microarchitecturesDiamondvilleDiamondville (microprocessor)FLOPSFit-PCGroveland (SoC)Intel AtomIntel BonnellIntel GMALarrabee (microarchitecture)Lincroft (microprocessor)List of Intel Atom microprocessorsList of Intel CPU microarchitecturesList of Intel codenamesList of Intel graphics processing unitsList of Intel processorsList of PowerVR productsMobile Internet deviceP5 (microarchitecture)PenwellPenwell (SoC)Penwell (microprocessor)Pineview (microprocessor)Platform Controller HubRegister fileSaltwell (microarchitecture)
Link from a Wikipage to another Wikipage
Wikipage disambiguates
Berryville (SoC)Briarwood (SoC)Cedar Trail-M (microprocessor)Cedarview (microprocessor)Centerton (SoC)Centerton (microprocessor)Cloverview (SoC)Cloverview (microprocessor)Diamondville (microprocessor)Groveland (SoC)Intel BonnellLincroft (microprocessor)Penwell (SoC)Penwell (microprocessor)Pineview (microprocessor)Saltwell (microarchitecture)Silverthorne (microprocessor)Sodaville (SoC)Sodaville (microprocessor)Stellarton (microprocessor)Tunnel Creek (microprocessor)
Wikipage redirect
core
predecessor
primaryTopic
Bonnell (microarchitecture)
Bonnell is a CPU microarchitecture used by Intel Atom processors which can execute up to two instructions per cycle. Like many other x86 microprocessors, it translates x86 instructions (CISC instructions) into simpler internal operations (sometimes referred to as micro-ops, effectively RISC style instructions) prior to execution. The majority of instructions produce one micro-op when translated, with around 4% of instructions used in typical programs producing multiple micro-ops. The number of instructions that produce more than one micro-op is significantly fewer than the P6 and NetBurst microarchitectures. In the Bonnell microarchitecture, internal micro-ops can contain both a memory load and a memory store in connection with an ALU operation, thus being more similar to the x86 level and
has abstract
Bonnell is a CPU microarchitec ...... al single thread dependencies.
@en
Bonnell — микроархитектура ЦП, ...... ением out-of-order исполнения.
@ru
Link from a Wikipage to an external page
Wikipage page ID
28,264,923
page length (characters) of wiki page
Wikipage revision ID
1,016,338,344
Link from a Wikipage to another Wikipage
label
Bonnell (microarchitecture)
@en
Intel Bonnell
@ru
arch
caption
Intel Atom logo
@en
core
Cedarview
@en
Diamondville
@en
Lincroft
@en
Pineview
@en
Silverthorne
@en
Sodaville
@en
Stellarton
@en
Tunnel Creek
@en
fast-unit
GHz
@en
fastest
fsb-fast-unit
MHz
@en
fsb-fastest
fsb-slow-unit
MHz
@en
fsb-slowest
image size
instructions
manuf
Intel
@en
name
Bonnell
@en
numcores
produced-end
produced-start
size-from
size-to
slow-unit
MHz
@en
slowest
successor
wikiPageUsesTemplate
subject
hypernym
type
comment
Bonnell is a CPU microarchitec ...... e similar to the x86 level and
@en
Bonnell — микроархитектура ЦП, ...... очереди и преобразование µop.
@ru