Interface Logic Model
The Interface Logic Model (ILM) is a technique to model blocks in hierarchal VLSI implementation flow. It is a gate level model of a physical block where only the connections from the inputs to the first stage of flip-flops, and the connections from the last stage of flip-flops to the outputs are in the model, including the flip-flops and the clock tree driving these flip-flops. All other internal flip-flop to flip-flop paths are stripped out of the ILM.
primaryTopic
Interface Logic Model
The Interface Logic Model (ILM) is a technique to model blocks in hierarchal VLSI implementation flow. It is a gate level model of a physical block where only the connections from the inputs to the first stage of flip-flops, and the connections from the last stage of flip-flops to the outputs are in the model, including the flip-flops and the clock tree driving these flip-flops. All other internal flip-flop to flip-flop paths are stripped out of the ILM.
has abstract
The Interface Logic Model (ILM ...... l memory and runtime overhead.
@en
Link from a Wikipage to an external page
Wikipage page ID
25,791,922
page length (characters) of wiki page
Wikipage revision ID
937,348,947
Link from a Wikipage to another Wikipage
wikiPageUsesTemplate
subject
hypernym
type
comment
The Interface Logic Model (ILM ...... s are stripped out of the ILM.
@en
label
Interface Logic Model
@en