Power ISA
The Power ISA is an instruction set architecture (ISA) developed by the OpenPOWER Foundation, led by IBM. It was originally developed by the now-defunct Power.org industry group. Power ISA is an evolution of the PowerPC ISA, created by the mergers of the core PowerPC ISA and the optional Book E for embedded applications. The merger of these two components in 2006 was led by Power.org founders IBM and Freescale Semiconductor. The ISA is divided into several categories and every component is defined as a part of a category; each category resides within a certain Book. Processors implement a set of these categories. Different classes of processors are required to implement certain categories, for example a server class processor includes the categories Base, Server, Floating-Point, 64-Bit, et
computing platform
Wikipage disambiguates
64-bit computingAIM allianceAltiVecApplied Micro Circuits CorporationAutomatic vectorizationBerkeley RISCBranch (computer science)CRIUCentOSCommodore USACommon Hardware Reference PlatformCommunications Processor ModuleComparison of Java virtual machinesComparison of cryptography librariesComparison of instruction set architecturesComparison of operating systemsCompressed instruction setComputing platformCross-platform virtualizationCyclops64DOME MicroDataCenterDOME projectDaniel W. DobberpuhlEfikaEmbedded JavaEndiannessExt4Fedora (operating system)Find first setFixstars SolutionsGNU Compiler CollectionGPFSGenesiGreen500HOL (proof assistant)Harvard architectureIA-64IBM A2IBM AIXIBM BladeCenter
Link from a Wikipage to another Wikipage
platform
supported platforms
primaryTopic
Power ISA
The Power ISA is an instruction set architecture (ISA) developed by the OpenPOWER Foundation, led by IBM. It was originally developed by the now-defunct Power.org industry group. Power ISA is an evolution of the PowerPC ISA, created by the mergers of the core PowerPC ISA and the optional Book E for embedded applications. The merger of these two components in 2006 was led by Power.org founders IBM and Freescale Semiconductor. The ISA is divided into several categories and every component is defined as a part of a category; each category resides within a certain Book. Processors implement a set of these categories. Different classes of processors are required to implement certain categories, for example a server class processor includes the categories Base, Server, Floating-Point, 64-Bit, et
has abstract
The Power ISA is an instructio ...... er, supervisor and hypervisor.
@en
Link from a Wikipage to an external page
Wikipage page ID
54,163,450
page length (characters) of wiki page
Wikipage revision ID
1,024,755,381
Link from a Wikipage to another Wikipage
branching
encoding
Fixed/Variable
@en
endianness
extensions
AltiVec, APU, DSP, CBEA
@en
introduced
name
Power ISA
@en
open
Yes, and royalty free
@en
registers
*32× 64/32-bit general purpose ......
*32-bit count register
+ more
@en
type
Register-Register
@en
version
[[#Power ISA v.3.1
@en
wikiPageUsesTemplate
subject
comment
The Power ISA is an instructio ...... er, Floating-Point, 64-Bit, et
@en
label
Power ISA
@en