Analyzing SystemC Designs: SystemC Analysis Approaches for Varying ApplicationsTime-resolved detection of diffusion limited temperature gradients inside single isolated burning droplets using Rainbow RefractometryBuilding Fast Multi Agent Systems Using Hardware Design Languages for High-Throughput SystemsChange impact analysis for hardware designs from natural language to system levelEnhancing robustness of sequential circuits using application-specific knowledge and formal methodsEquivalence checking using Gröbner basesExact routing for micro-electrode-dot-array digital microfluidic biochipsFrom reversible logic to quantum circuits: Logic design for an emerging technologyLogic Synthesis for Majority Based In-Memory ComputingOn the application of formal fault localization to automated RTL-to-TLM fault correspondence analysis for fast and accurate VP-based error effect simulation - a case studyTrust is good, control is better: Hardware-based instruction-replacement for reliable processor-IPsA general and exact routing methodology for Digital Microfluidic BiochipsAIBA: An Automated Intra-cycle Behavioral Analysis for SystemC-based design explorationAn MIG-based compiler for programmable logic-in-memory architecturesAnalyzing Inconsistencies in UML/OCL ModelsAncilla-free synthesis of large reversible functions using binary decision diagramsApproximate BDD Optimization with Prioritized ε-Preferred Evolutionary AlgorithmApproximation-aware rewriting of AIGs for error tolerant applicationsAtomic distributions in crystal structures solved by Boolean satisfiability techniquesAutomatic Refinement Checking for Formal System ModelsBDD minimization for approximate computingClocks vs. instants relations: Verifying CCSL time constraints in UML/MARTE modelsCompiled symbolic simulation for systemCEnsuring safety and reliability of IP-based system design – A container approachFault Detection in Parity Preserving Reversible CircuitsFormal methods for emerging technologiesFrame conditions in symbolic representations of UML/OCL modelsFrom biochips to quantum circuits: computer-aided design for emerging technologiesGates vs. SplittersGround setting properties for an efficient translation of OCL in SMT-based model findingGuided lightweight Software test qualification for IP integration using Virtual PrototypesHardware/Software Co-Visualization on the Electronic System Level Using SystemCImproving the Realization of Multiple-Control Toffoli Gates Using the NCVW Quantum Gate LibraryInitial Ideas for Automatic Design and Verification of Control Logic in Reversible HDLsLook-ahead schemes for nearest neighbor optimization of 1D and 2D quantum circuitsMulti-objective BDD optimization for RRAM based circuit designNearest-Neighbor and Fault-Tolerant Quantum Circuit ImplementationOn Optimization-Based ATPG and Its Application for Highly Compacted Test SetsParCoSS: Efficient Parallelized Compiled Symbolic SimulationPrecise error determination of approximated components in sequential circuits with model checking
P50
Q28647904-0BB0AF11-C685-4554-AEE3-896D1F61CDEFQ58233096-C51C6A2E-D3AE-44C5-B836-03EB9B5FDDC1Q59241975-87795452-1537-4A56-A429-21A68860C417Q59241977-AC4D7167-00A9-49EC-9EF5-6375956F990BQ59241979-528D64EA-6A9B-4A7E-A87A-5F3CDFC64602Q59241980-26928959-735F-4D82-B89C-6C4C0D699E72Q59241982-B9260AA5-A99E-4700-859B-71E031DB747BQ59241985-98E064D0-D050-4A2E-A2DC-94B3A70DC8BFQ59241986-EA3033DC-F3F4-4A93-B7C8-C34813A58737Q59241990-32380AE0-85A3-4FF6-9649-155C7863039DQ59241992-B8C328EB-86A5-452C-99D3-798027523672Q59241994-6523755A-500E-42BB-8566-27726BFCDD8BQ59241996-4BD43AE3-8C7E-4209-A02B-9BDE906A5A32Q59241998-F618B630-DE52-4CFF-AD9D-7C051290D7D8Q59242001-3BCF75B5-98DF-470D-9186-C84EC3BDFA8BQ59242004-3FD0876F-CAAF-424B-B5C9-D6C3DB71D875Q59242006-D3A0145C-EEB8-4624-B4F3-AE6EB929445CQ59242008-528C8878-9001-4EB8-AD05-4900A3C76CA3Q59242011-CCD03155-F8C8-4F5D-AD24-6843FE8B8854Q59242013-439A0C55-C286-4C14-8DC2-4274BF053DB4Q59242016-B5C24DE4-3229-4FAD-B22D-87421EECF555Q59242018-C0608DE9-569C-488C-A21C-BDAB77A255A7Q59242020-3E0D8246-9E53-4BF9-89FB-4A13546C0F05Q59242023-CCD4953E-E898-420F-85DF-C5375B8BC003Q59242027-E0F5028D-392D-4B46-966C-C6C931CDC567Q59242029-968B87A1-1111-49CC-832D-9234B0165EFFQ59242032-258181F9-CD22-4BD8-AC0C-8514EF829F90Q59242034-E2C0952A-F612-453B-BB41-65735022DA73Q59242036-11EAF110-2B95-4A6F-85A2-9252B55D827BQ59242037-389EA367-555B-47E8-ACB4-B3639BB53B48Q59242040-E5E2E073-6E51-4127-9EBE-F2C632B3BD5FQ59242042-C536BDAA-65E1-46C5-8B30-EE5F1AA9AA3AQ59242044-93E3AB56-3414-4A49-9BC1-EBCAE41D2450Q59242047-40144626-DDA7-41A4-8756-B003444471C0Q59242051-1117F027-F34D-42A9-B413-6D7C99D346E1Q59242053-3127D1DE-B02D-4D2D-8998-BC93140AEB73Q59242055-F8C84D21-7561-4E24-B9C5-F2CE9BFF5134Q59242058-CCCBFEDD-3739-4496-8E6E-2D128F730375Q59242061-1621DE18-22E7-4C35-A3FE-61F197C71F79Q59242064-3839A069-06D3-4DAE-A79C-7B6407F2C7BD
P50
description
Duits hoogleraar
@nl
German university teacher and writer
@en
deutscher Informatiker und Professor für Rechnerarchitektur
@de
léachtóir ollscoile agus scríbhneoir Gearmánach
@ga
professor académico alemão
@pt
tysk professor
@da
tysk professor
@sv
نویسنده آلمانی
@fa
name
Rolf Drechsler
@ast
Rolf Drechsler
@ca
Rolf Drechsler
@da
Rolf Drechsler
@de
Rolf Drechsler
@en
Rolf Drechsler
@es
Rolf Drechsler
@fr
Rolf Drechsler
@it
Rolf Drechsler
@nb
Rolf Drechsler
@nds
type
label
Rolf Drechsler
@ast
Rolf Drechsler
@ca
Rolf Drechsler
@da
Rolf Drechsler
@de
Rolf Drechsler
@en
Rolf Drechsler
@es
Rolf Drechsler
@fr
Rolf Drechsler
@it
Rolf Drechsler
@nb
Rolf Drechsler
@nds
prefLabel
Rolf Drechsler
@ast
Rolf Drechsler
@ca
Rolf Drechsler
@da
Rolf Drechsler
@de
Rolf Drechsler
@en
Rolf Drechsler
@es
Rolf Drechsler
@fr
Rolf Drechsler
@it
Rolf Drechsler
@nb
Rolf Drechsler
@nds
P106
P1006
P214
P227
P244
P269
P1006
P1412
P1559
Rolf Drechsler
@de
P166
P21
P213
0000 0001 0980 5786
P214
P227
P244
P2456
d/RolfDrechsler
P269
P31
P496
0000-0002-9872-1740