3D-transistor array based on horizontally suspended silicon nano-bridges grown via a bottom-up technique.
about
3D-transistor array based on horizontally suspended silicon nano-bridges grown via a bottom-up technique.
description
2014 nî lūn-bûn
@nan
2014年の論文
@ja
2014年学术文章
@wuu
2014年学术文章
@zh
2014年学术文章
@zh-cn
2014年学术文章
@zh-hans
2014年学术文章
@zh-my
2014年学术文章
@zh-sg
2014年學術文章
@yue
2014年學術文章
@zh-hant
name
3D-transistor array based on h ...... own via a bottom-up technique.
@en
3D-transistor array based on h ...... own via a bottom-up technique.
@nl
type
label
3D-transistor array based on h ...... own via a bottom-up technique.
@en
3D-transistor array based on h ...... own via a bottom-up technique.
@nl
prefLabel
3D-transistor array based on h ...... own via a bottom-up technique.
@en
3D-transistor array based on h ...... own via a bottom-up technique.
@nl
P2093
P2860
P356
P1433
P1476
3D-transistor array based on h ...... own via a bottom-up technique.
@en
P2093
Hyun-June Jang
Jin Yong Oh
Jong-Tae Park
M Saif Islam
Won-Ju Cho
P2860
P304
P356
10.1002/ADMA.201304245
P407
P577
2014-01-30T00:00:00Z